I n this paper we propose a novel approach to the realization of continuous, fiuzy, and multi-valued logic (mvl) circuits.
Introduction
Digital programmable devices for classical, two-valued logic have grown in importance over recent years. Although there are many published circuits for multiple-valued logic (e.g. [8, 18, 19]), as well as analog logic (including continuous logics, fuzzy logic and Lukasiewicz logic as particular examples) [9, lo] , to the best of the Authors' knowledge there are no programmable devices for those logics. In this paper we show how a general-purpose programmable analog array (FPAA) presented in [15] , can be used for the implementation of a wide class of mvl, fuzzy logic, and continuous logics circuits. Minor modifications extending the set of nonlinear operations realized by individual cells of the device are applied in order to reduce the number of cells necessary to realize basic logic operations.
Both the structure of the device and the functionality of individual cells were chosen primarily for dynamic system type of applications, but they prove to be well suited for the realization of various mentioned logics. The presented examples are linked to the theory of realizing mvl functions in finite fields, introduced in [12, 131 , and generalized for mvl in [14] .
The device
The FPAA is based on a regular, square array of currentmode processing cells, interconnected on two levels: local, interconnection pattems, respectively. Each cell is connected to its four nearest neighbors by a two-way currentmode signal interconnection, and thus is able to receive four different signals produced by those neighbors, whether all of them, or just selected ones. The cell's own output signal is progra"ab1y distributed to the same four neighbors ( Figure 1A) . The global interconnection pattem is superimposed on the local one, but it is shown separately to avoid clutter ( Figure 1B) . Each cell can broadcast its current-mode output signal independently to any of the four global lines to which the cell is connected. Signals sent to a global line from different cells are summed on this line. If more than one cell receives the signal from a given global line, the signal is divided evenly by the receiving cells. Each cell can then send and receive signals to and from any of its four nearest neighbors and any of the four global lines to which it is connected. Each cell thus has eight inputs and one output (in fact, eight outputs with copies of the same output signal). A functional diagram of the cell is shown in Figure 2 . The cell processes current-mode, differential signals. Due to the lack of space only a general description of the cell's analog signal processing circuitry will be given. Detailed design of the cell will be presented in [16] . is over 3 GHz for fB of several hundred FA. Figure 4A 4 FIGURE 4. Selected DC transfer characteristics of the cell.
shows the DC transfer characteristic of the circuit. The slope in the linear range can be changed by adjusting the gain. The width and height of the linear range are determined by the currents fA and fB, respectively. By adding (subtracting) currents on the input and on the output of the circuit (by additional programmed current sources) one can change the location of the zero of the characteristic, as well as the two clipping (saturation) levels.
This circuit has countless variations. By including transistors Qs and Q6 one achieves the ability to invert the signal (negative weight). If another pair of inputs is connected in place of the tail current sources I,+ and f;, a current-mode Gilbert multiplier [3] is realized. More transistor pairs can be added (dashed line) to obtain more independently tuned outputs. Figure 5 shows the schematic of a multiplexer-summer with independent tuning of input weights. Additional summation (without independent tuning) can be realized by connecting a number of signals to each input.
FIGURE 5. Multiplexer-summer.
A demultiplexer can be realized in a similar fashion by placing more inner (output) pairs of transistors. Circuits from this family can be connected in cascades by adding current sources (dashed line in Figure 5 ). Then the difference between the (constant) current from such sources and the output signal of one stage can be fed to the next stage. This arrangement has better frequency response than a pnp current mirror. By cascading several stages based on the circuit of Figure this feedback arrangement the OTA works with a very small input voltage swing (provided that the gain in the loop is high): also, due to the feedback opemtion the voltage on the capacitors is only slightly disturbed by the nonlinearities within the loop. Thus the linearity of the circuit is primarily detennined by the linearity of the relationship between the voltage-mode and the current-mode output signals, which is fairly good if the output stage is designed properly. The OTA input stage linearity is not critical. This design inherits all good features of the classical Miller integrator employing a voltage-to-voltage amplifier (an op amp), that is the ability to realize a low-frequency pole (ideally, an integrator's pole should be at zero) with small capacitors value, practically independent of the hpedances of the source of the input signal and the load. This is because the capacitors see an extremely high impedance (typically of the order of tens or even hundreds of Ghl). In the traditional design of a current-to-current integrator, the Miller integrator (or even a capacitor) is followed by an OTA, converting the full range of voltages developing across the capacitor into the output current. In such a design the linearity of the OTA limits the linearity of the integrator, even though (in the Miller integrator) the voltage on the capacitors is a nearly perfectly linear integral of the input signal. The circuit has additional advantages over the classical design. The input signal can be fed directly into the current amplifier, making the voltage on the capacitors track the input signal. When desired, the input stage of the current amplifier can be turned off, and the capacitors will hold the last value of the signal. Finally, when no integration or sample-and-hold operation is necessary, the voltage output is turned off and only the current amplifier is used.
With C of 0.8pF the circuit demonstrates simulated phase response of -90M.5" in the range of several hundreds Hz to over 300 MHz. The pole can be moved by changing the operating conditions of the circuit. If a high frequency pole is desired, the output signal can be fed back to an additional input of the OTA to simulate resistors connected to the output. The integrator contains the only high impedance points in the circuit.
Different functions of the cell are programmed by changing the tail currents in the amplifier, multiplier, and integrator circuits. For instance, if no multiplication is required, a constant (tunable) current is fed into one input of the multiplier. This represents selection symbolically shown as const in Figure 2 . In that case, the multiplexersummer disconnected from the multiplier can still be used for the calculation of the signal connected to the control block.
Power dissipated by the circuit depends on the number of cells used, number of active inputs and outputs in each cell, tail currents, and power supply voltages. For f3.3V supply voltages, four inputs active, and bias cwrents of 200pA, power dissipated by a single cell is about 40mW.
The control block stores programming information received f " the outside of the cell, and sends control signals to analog processing blocks of the cell. Additionally, it performs comparison of the input signals against signals produced by the analog processing blocks or a programmed constant (Figure 7) . Each 
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7. Figure  8D ) a smooth functionfi(x) ( Figure 8E ) can be used. This function can be realized by adding two characteristics of the saturation blocks shown in Figure 8F . If the function of the form shown in Figure 8D is required, it can be realized by providing more nonlinear blocks in the cell. Multiplication aOb in the field ( Figure 8B ) can be realized as a 0 6 = ((a+6-2) mod 3) + 1 for a#O and 6#0, and aOb = 0 otherwise. The two conditions for a and b can be tested independently by the comparators in the control block, and upon at least one of them being true the input weights of the multiplexer-summer would be turned down to 0. Mod 3 operation can be realized as shown in Figures   8G and H. The control block performs the necessary logic operations. The realizations of GF (22) 
Orthogonal expansion structures
Having defined the addition and multiplication in
GF (22), we can apply the combinational functions synthesis method based on orthogonal functions presented in [141. Figure 9A shows a block diagram of a structure realizing a function of input variables XI, X2, ..., X,. Each column realizes one orthogonal function over GF(2*). Multiplied by a constant from GF (22), this function is added to the other orthogonal functions. All operations are in GF (22). Figure 9B shows an example of realization of one of the functions$. Since each cell can realize the identity operation (see Table l ), it is possible to omit certain input variables X;, X3 in this example. More than one column of cells can be used for the realization of eachj if necessary. Also, it may be convenient to make certain input variables available on more than one horizontal line. An altemative approach, based on providing literals on horizontal lines, or some functions of single variables which are convenient for the creation of literals, is also possible. In one such approach the powers (i.e. multiple products in GF (22)) would be used to create polynomial expansions of mvl functions.
Post logic
Same structures shown in Figure 9 can be used for the implementation of Post logic. Each cell can realize m'n and ntax operations (Table l) , and literals of the form shown in Figure 4C . Each functionf;: is realized as in Figure 9B , except that the cells realize min or identity operation. Instead of summing over GF(22) , ntax operation is used. 
Other logics
The structure of Figure 9A can be used for realization of combinational functions with other methods. Such realizations, unlike the ones based on the orthogonal expansions, may not be unique in the presented structure, however due to the availability of addition, multiplication (in the conventional sense), and nonlinear operations on signals, some combinational functions may have very efficient implementations.
Also, the topology of mvl circuits mapped into the FPAA does not have to be constrained to the form shown in Figure 9 . Global vertical and diagonal signal lines can be used, if necessary, to achieve greater flexibility of the circuits' topologies. Figure 10 shows a structure for implementations based on generalized Shannon expansion of mvl functions [14] . Some input variables need to be connected to more than one diagonal line. More general forms of the same kind are possible, based on other operators than > used for separation, for instance even vs. odd parity, based on matrix orthogonality [ 141, which is a generalization of the approach presented in [12, 131 for two-valued functions. Finally, the integrator block can be used as a memory element, enabling realization of sequential circuits. Since each cell can realize identity function, and global connections are available, larger irregular structures, composed of combinational and sequential parts can be built in the presented structure.
Analog logics
Fuzzy logic and continuous logics (such as Lukasiewicz logic) [9, 101 can be realized as well. As an example, let us consider an implementation of a fuzzy logic controller shown in Figure 11C .
Conclusions
In this paper, we have demonstrated how a general purpose field programmable analog array can be used for the implementation of various logic circuits. Although the FPAA was designed for dynamic systems and general electronics, its structure and functionality is generally well suited to the presented applications. Only minor modifica- convenient realization of the presented examples. It is demonstrated that the realizations based on orthogonal expansions as well as more general ones, based on sets of not necessarily orthogonal functions, lead to regular circuit structures which can be easily mapped to the FPAA. The FPAA is an excellent tool for fast prototyping of circuits in various logics. It will provide the researchers in the field with an opportunity to experiment with hardware realizations of various logic circuits without the necessity to design and fabricate them. Presented examples demonstrate simplicity of realization of a wide class of such circuits, which will also enable the implementation of design automation pmedures.
The FPAA is under implementation in a bipolar transistor array technology. For future applications, a programmable device dedicated to mvl, fuzzy and other logics can be implemented based on the presented material.
